


A I_n

Computer Generation of IP Cores

Peter Milder (*ECE, Carnegie Mellon*)

James Hoe (*ECE, Carnegie Mellon*)

Markus Püschel (*CS, ETH Zürich*)



```
addfxp #(16, 1) add15282(.a(a69), .b(a70), .clk(clk), .q(t45));  
addfxp #(16, 1) add15297(.a(a71), .b(a72), .clk(clk), .q(t46));  
subfxp #(16, 1) sub15311(.a(a69), .b(a70), .clk(clk), .q(t47));  
subfxp #(16, 1) sub15325(.a(a71), .b(a72), .clk(clk), .q(t48));
```

Software

Libraries

C/C++/Fortran

Compilation


Performance

Software	Hardware (FPGA, ASIC)
Libraries	IP Cores
C/C++/Fortran	Verilog/VHDL
Compilation	Synthesis
Performance	Area/Performance

Example:

Discrete Fourier transform (DFT), size 64

6.12 Gigasamples/second




Software	Hardware (FPGA, ASIC)
Libraries	IP Cores
C/C++/Fortran	Verilog/VHDL
Compilation	Synthesis
Performance	Area/Performance

Example:

Discrete Fourier transform (DFT), size 64

6.12 Gigasamples/second



Problem: *For a given function, how to efficiently obtain the Pareto-optimal designs?*

Solution: *IP core generator to enumerate design space*

DSL to represent algorithms

Rewriting on DSL for architectural decisions

Compiler: DSL to RTL Verilog

Current IP Core Generators (www.spiral.net)

DFT, other transforms, sorting

parameter	value	range	explanation
Problem specification			
transform size	64	4–32768	Number of samples (?)
direction	forward		forward or inverse DFT (?)
data type	fixed point		fixed or floating point (?)
	16 bits	4–32 bits	fixed point precision (?)
	unscaled		scaling mode (?)
Parameters controlling implementation			
architecture	fully streaming		iterative or fully streaming (?)
radix	2	2, 4, 8, 16, 32, 64	size of DFT basic block (?)
streaming width	2	2–64	number of complex words per cycle (?)
data ordering	natural in / natural out		natural or digit-reversed data order (?)
BRAM budget	1000		maximum # of BRAMs to utilize (-1 for no limit) (?)
Generate Verilog Reset			

Current IP Core Generators (www.spiral.net)

DFT, other transforms, sorting

parameter	value	range	explanation
Problem specification			
transform size	64	4–32768	Number of samples
direction	forward		forward or inverse
data type	fixed point		fixed or floating point
	16 bits	4–32 bits	fixed point precision
	unscaled		scaling mode (?)
Parameters controlling implementation			
architecture	fully streaming		iterative or fully streaming
radix	2	2, 4, 8, 16, 32, 64	size of DFT basic block
streaming width	2	2–64	number of complex words
data ordering	natural in / natural out		natural or digit-reversed
BRAM budget	1000		maximum # of BRAMs (limit) (?)

Generate Verilog

Reset

Result

Selected parameters:

DFT Size = 64
 direction = forward
 data type = 16 bit fixed point, unscaled
 architecture = fully streaming
 radix = 2
 streaming width = 2
 data ordering = natural input / natural output
 BRAM budget = 1000

Output:

[Download Verilog](#)

Performance information:

Input/output stream: 2 complex words per cycle
 Throughput: one transform every 32 cycles
 Latency: 145 cycles

Resources required:

- 20 multipliers (16 x 16 bit)
- 34 adders (16 x 16 bit)
- 2 RAMs (8 words, 32 bits per word)
- 2 RAMs (16 words, 32 bits per word)
- 6 RAMs (64 words, 32 bits per word)
- 2 RAMs (32 words, 32 bits per word)
- 2 ROMs (16 words, 16 bits per word)
- 2 ROMs (8 words, 16 bits per word)
- 2 ROMs (32 words, 16 bits per word)

DFT and FFT: Example n = 4


DFT:

$$\begin{bmatrix} 1 & 1 & 1 & 1 \\ 1 & i & -1 & -i \\ 1 & -1 & 1 & -1 \\ 1 & -i & -1 & i \end{bmatrix} x$$

Fast Fourier transform (FFT):

$$\begin{bmatrix} 1 & \cdot & 1 & \cdot \\ \cdot & 1 & \cdot & 1 \\ 1 & \cdot & -1 & \cdot \\ \cdot & 1 & \cdot & -1 \end{bmatrix} \begin{bmatrix} 1 & \cdot & \cdot & \cdot \\ \cdot & 1 & \cdot & \cdot \\ \cdot & \cdot & 1 & \cdot \\ \cdot & \cdot & \cdot & i \end{bmatrix} \begin{bmatrix} 1 & 1 & \cdot & \cdot \\ 1 & -1 & \cdot & \cdot \\ \cdot & \cdot & 1 & 1 \\ \cdot & \cdot & 1 & -1 \end{bmatrix} \begin{bmatrix} 1 & \cdot & \cdot & \cdot \\ \cdot & \cdot & 1 & \cdot \\ \cdot & 1 & \cdot & \cdot \\ \cdot & \cdot & \cdot & 1 \end{bmatrix} x$$

FFT data flow graph



Description with matrix algebra (SPL)

$$\text{DFT}_4 = (\text{DFT}_2 \otimes \text{I}_2) \text{T}_2^4 (\text{I}_2 \otimes \text{DFT}_2) \text{L}_2^4$$

Algorithms

$$\text{DFT}_{r^t} \rightarrow \left(\prod_{\ell=0}^{t-1} L_r^{r^t} \cdot (I_{r^{t-1}} \otimes \text{DFT}_r) \cdot C_\ell^{r^t} \right) \cdot R_r^{r^t}$$

$$\text{DFT}_{r^t} \rightarrow L_r^{r^t} \left(\prod_{\ell=0}^{t-1} (I_{r^{t-1}} \otimes \text{DFT}_r) \left(I_{r^\ell} \otimes (E_\ell^{r^{t-\ell}} \cdot Q_\ell^{r^{t-\ell}}) \right) \right) R_r^{r^t}$$

$$\text{DFT}_{r^k s^\ell} \rightarrow L_{r^k}^{r^k s^\ell} \cdot (I_{s^\ell} \otimes \text{DFT}_{r^k}) \cdot L_{s^\ell}^{r^k s^\ell} \cdot T_{s^\ell}^{r^k s^\ell} \cdot (I_{r^k} \otimes \text{DFT}_{s^\ell}) \cdot L_{r^k}^{r^k s^\ell}$$

$$\text{DFT}_n$$

$$\text{DFT-2D}_{n \times n}$$

$$\text{RDFT}_n$$

$$\text{RDFT}_n$$

$$\text{rDFT}_{2km}(u)$$

Each one describes a data flow graph and thus could be directly mapped to hardware.


But how to obtain a design space?

$$\text{rDFT}_{2km}(0) \rightarrow V_{k,m}^{2km} \left(\prod_{i=0}^{\log_k m} (I_m \otimes_\ell \text{rDFT}_{2k}(s_{k,q}(0,0, f_{k,m}(i,\ell))) L_{2m}^{2km} \right) L_{km}^{2km}$$

$$\text{rDFT}_{2km}(0) \rightarrow V_{k,m}^{2km} \cdot \left(\prod_{i=0}^q \left(I_{m/k^i} \otimes W_i^{2 \cdot k^{i+1}} \right) (I_m \otimes_\ell \text{rDFT}_{2k}(s_{k,q-i}(0,0, \lfloor \ell/k^i \rfloor))) \right) \cdot L_m^{2km}$$

$$\text{DCT-2}_{2^k} \rightarrow \sqrt{\frac{2}{2^k}} \cdot U_{2^k} \cdot \left(\prod_{s=k-1}^0 S_{2^k}^{(s)} (I_{2^{k-s-1}} \otimes L_{2^s}^{s+1}) \right) P_{2^k}^H.$$

Design Space: Example 8 Point FFT




*All 8 inputs
in parallel*

Parallelism allows folding


Design Space: Example 8 Point FFT

*Two inputs in parallel,
streamed over four cycles*



Repeated stages allow folding

Design Space: Example 8 Point FFT




- *Vertical and horizontal folding:*
Tradeoff between area cost and performance
- How to do formally and systematically?

Parallelism: $I_m \otimes A_n$

streaming width w


structurally parallel

$$I_m \otimes A_n$$




streaming: full reuse

$$I_m \otimes^{\text{sr}} A_n$$



streaming: partial reuse

$$I_{m/k} \otimes^{\text{sr}} (I_k \otimes A_n)$$




Repeated stages: $\prod_m A_n$

depth d


cascade

$$\prod_{\ell=0}^{m-1} A_n$$




iterative: full reuse

$$\prod_{\ell=0}^{m-1} A_n^{\text{ir}}$$




iterative: partial reuse

$$\prod_{\ell_0=0}^{m/k-1} A_n^{\text{ir}} \left(\prod_{\ell_1=0}^{k-1} A_n \right)$$




Previous Example



All 8 inputs
in parallel

Parallelism allows for streaming reuse (sr)


Vertical Folding By Rewriting



$$\underbrace{\text{DFT}_8}_{\text{stream}(2)} \longrightarrow$$

Repeated stages allow for iterative reuse (ir)

Vertical & Horizontal Folding By Rewriting




$\underbrace{DFT_8}_{\text{stream}(2), \text{depth}(1)} \longrightarrow$

How to build streaming permutations?



Parallel permutation


Example: 8 points



■ Just wires

Streaming permutation



Example: 8 points, 2 points per cycle



P
stream(2)

Streaming permutation


Example: 8 points, 2 points per cycle



- Data stream must be buffered (using multiple banks of RAMs)
- Need to route data carefully to prevent port conflicts

[J. of the ACM 2009; DATE 2009]

IP Core Generator (Sketch) [TODAES 2012; DAC 2008]



$$\underbrace{\text{DFT}_{2^7}}_{\text{stream}(4), \text{depth}(1)}$$


$$\underbrace{\left(\prod_{\ell=0}^6 L_2^{128} \cdot (I_{64} \otimes \text{DFT}_2) \cdot C_\ell^{128} \right) \cdot R_2^{128}}_{\text{stream}(4), \text{depth}(1)}$$

$$\prod_{\ell=0}^6 \underbrace{L_2^{128}}_{\text{stream}(4)} \underbrace{(I_{32} \otimes^{\text{sr}} (I_2 \otimes \text{DFT}_2))}_{\text{stream}(4)} \underbrace{C_\ell^{128}}_{\text{stream}(4)} \underbrace{R_2^{128}}_{\text{stream}(4)}$$

FPGA: Area vs. Throughput

DFT 1024 (16 bit fixed point) on Xilinx Virtex-6 FPGA


throughput [billion samples per second]





FPGA: Area vs. Throughput

DFT 1024 (16 bit fixed point) on Xilinx Virtex-6 FPGA

throughput [billion samples per second]



parameter	value	range	explanation
Problem specification			
transform size	64	4-32768	Number of samples (2)
direction	forward		forward or inverse DFT (2)
data type	fixed point		fixed or floating point (2)
	16 bits	4-32 bits	fixed point precision (2)
	unscaled		scaling mode (2)
Parameters controlling implementation			
architecture	fully streaming		iterative or fully streaming (2)
radix	2	2, 4, 8, 16, 32, 64	size of DFT basic block (2)
streaming width	2	2-64	number of complex words per cycle (2)
data ordering	natural in / natural out		natural or digit-reversed data order (2)
BRAM budget	1000		maximum # of BRAMs to utilize (-1 for no limit) (2)
Generate Verilog Reset			



Not shown:

- ASIC results, power/perf tradeoff
- IP Generator for sorters
- Finding Pareto points without exhaustive design space enumeration