On Friday October 17, this site was moved to a new server, https://mw.hh.se. The original address will continue to work. Whithin a week or two this site will return to the original address. /Peo HH IT-dep
WG211/M12Schultz
From WG 2.11
Jump to navigationJump to search
Automatic Generation of an Electronics-to-Middleware Interface Layer by Ulrik Pagh Schultz, joint work with Anders Lange
This talk reports on a work-in-progress, the development of a DSL for automatically generating VHDL and high-level code for using FPGAs to interface electronics (sensors and actuators) to high-level middleware. All real-time control is handled in the FPGA, and the approach allows software components to be easily migrated from high-level middleware to a real-time context executing on the FPGA. This talk presents the overall idea, with a focus on current considerations on design and implementation related to program generation.